Continuous-Time Acquisition of Biosignals Using a Charge-Based ADC Topology
نویسندگان
چکیده
منابع مشابه
A 0.84ps-LSB 2.47mW Time-to-Digital Converter Using a Charge Pump and a SAR-ADC
We propose a time-to-digital converter (TDC) using a charge pump and a SAR-ADC. With this architecture, high time resolution is attainable by increasing the charging current or reducing the sampling capacitance. Thus, the resolution limitation in a delay-chain TDC does not exist. We propose to use a SAR-ADC attributed to its characteristics of compact structure, scalability, low power consumpti...
متن کاملVco-Based continuous-Time Sigma Delta ADC Based on a Dual-VCO-quantizer-Loop Structure
This paper explores a continuous time (CT) sigma delta ( ) analog-to-digital converter (ADC) based on a dual-voltage-controlled oscillator (VCO)-quantizer-loop structure. A thirdorder ̄lter is adopted to reduce quantization noise and VCO nonlinearity. Even-order harmonics of VCO are signi ̄cantly reduced by the proposed dual-VCO-quantizer-loop structure. The prototype with 10MHz bandwidth and 400...
متن کاملAn Architecture for a Reconfigurable Charge- Summation Based Adc
Presented in this paper is a low power, area efficient reconfigurable analog-to-digital (ADC) converter, utilising a charge-summation technique with a switched-capacitor implementation. Using a non-inverting switched-capacitor integrator a staircase ramp is produced using switching capacitors and a fixed reference voltage, as opposed to a linear ramp. The advantage of the charge summation techn...
متن کاملWideband AFE based on a continuous-time high speed delta-sigma ADC
Continuous time delta-sigma (CTDS) ADC is the architecture of choice for audio systems, for phone handsets and for mobile electronics. This ADC architecture allows efficient integration, signal chain reduction, low power consumption among other benefits. While CT DS ADCs outperform other classes of ADCs when high dynamic range and power efficiency are the primary requirements, other types of AD...
متن کاملTwo-step continuous-time incremental sigma-delta ADC
A two-step continuous-time (CT) incremental sigma-delta (ΣΔ) ADC, which enhances the performance of conventional CT incremental ΣΔ ADCs, is proposed. By pipelining two second-order CT incremental ΣΔ ADCs, the proposed two-step architecture can achieve high resolution without sacrificing the conversion rate. Compared to other alternatives, the two-step CT incremental ΣΔ ADC exhibits the freedom ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Biomedical Circuits and Systems
سال: 2018
ISSN: 1932-4545,1940-9990
DOI: 10.1109/tbcas.2018.2817180